PORTO @ Archivio Istituzionale della Ricerca

MACII, Alberto
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
EU - Europa 22.629
NA - Nord America 21.566
AS - Asia 6.310
SA - Sud America 649
AF - Africa 367
Continente sconosciuto - Info sul continente non disponibili 20
OC - Oceania 15
Totale 51.556
Salva come PNG Salva come JPEG
Nazione #
US - Stati Uniti d'America 21.395
IT - Italia 5.215
FR - Francia 4.812
DE - Germania 4.196
GB - Regno Unito 4.088
CN - Cina 2.359
SG - Singapore 2.082
UA - Ucraina 1.180
NL - Olanda 688
TR - Turchia 592
RU - Federazione Russa 591
BR - Brasile 573
KR - Corea 398
IE - Irlanda 373
SE - Svezia 339
CH - Svizzera 292
SN - Senegal 248
FI - Finlandia 234
HK - Hong Kong 200
IN - India 178
AT - Austria 177
CA - Canada 131
BE - Belgio 104
JP - Giappone 91
JO - Giordania 71
VN - Vietnam 68
ID - Indonesia 46
PL - Polonia 42
AP - ???statistics.table.value.countryCode.AP??? 38
GH - Ghana 37
EU - Europa 36
ES - Italia 34
TW - Taiwan 34
MX - Messico 30
AR - Argentina 26
CZ - Repubblica Ceca 26
IR - Iran 26
IL - Israele 24
MY - Malesia 24
BG - Bulgaria 21
PH - Filippine 21
PK - Pakistan 20
RO - Romania 20
DK - Danimarca 19
BD - Bangladesh 18
IQ - Iraq 18
EE - Estonia 17
AE - Emirati Arabi Uniti 16
CO - Colombia 14
EC - Ecuador 13
AU - Australia 12
KZ - Kazakistan 12
ZA - Sudafrica 12
CL - Cile 11
MA - Marocco 10
NG - Nigeria 10
SK - Slovacchia (Repubblica Slovacca) 10
BY - Bielorussia 9
CI - Costa d'Avorio 9
UZ - Uzbekistan 9
NO - Norvegia 8
VE - Venezuela 8
KE - Kenya 7
LT - Lituania 7
SA - Arabia Saudita 7
TH - Thailandia 7
GR - Grecia 6
PT - Portogallo 6
EG - Egitto 5
LU - Lussemburgo 5
AM - Armenia 4
DZ - Algeria 4
LV - Lettonia 4
SO - Somalia 4
TN - Tunisia 4
CR - Costa Rica 3
HR - Croazia 3
KW - Kuwait 3
LK - Sri Lanka 3
MU - Mauritius 3
PE - Perù 3
QA - Qatar 3
SC - Seychelles 3
ZW - Zimbabwe 3
AL - Albania 2
ET - Etiopia 2
GE - Georgia 2
IS - Islanda 2
LB - Libano 2
MD - Moldavia 2
NP - Nepal 2
RS - Serbia 2
A2 - ???statistics.table.value.countryCode.A2??? 1
AF - Afghanistan, Repubblica islamica di 1
BA - Bosnia-Erzegovina 1
DM - Dominica 1
DO - Repubblica Dominicana 1
GA - Gabon 1
GT - Guatemala 1
HN - Honduras 1
Totale 51.536
Salva come PNG Salva come JPEG
Città #
Ashburn 5.120
Southend 3.757
Seattle 2.568
Fairfield 1.434
Turin 1.107
Singapore 1.040
Boardman 950
Chandler 846
Woodbridge 806
Houston 635
Princeton 581
Jacksonville 579
Torino 567
Cambridge 551
Ann Arbor 534
Wilmington 528
Council Bluffs 478
Beijing 441
Milan 383
Santa Clara 378
Dublin 365
San Ramon 358
Berlin 352
Chicago 315
Herkenbosch 304
Izmir 301
Dallas 274
Bern 266
Frankfurt 264
Des Moines 227
Zhengzhou 227
Shanghai 212
San Donato Milanese 191
Tongling 190
Helsinki 174
Istanbul 158
Zaporozhye 152
Pennsylvania Furnace 142
Baltimore 141
Saint Petersburg 140
Rome 134
Hong Kong 129
Overberg 128
Seoul 124
Bologna 123
Nuremberg 117
Monopoli 109
Mountain View 107
Vienna 102
Padua 96
Brussels 87
Lecce 84
Hangzhou 83
San Francisco 83
Fremont 81
Bremen 80
Los Angeles 74
Hefei 73
Buffalo 72
Guangzhou 70
Munich 70
San Diego 70
Rotterdam 64
Amsterdam 60
Milano 59
Moscow 50
Redwood City 49
Malatya 48
Kocaeli 47
Columbus 45
Toronto 44
Lappeenranta 40
Modena 40
Frankfurt am Main 37
Ottawa 36
Andover 35
Dearborn 35
London 35
Jakarta 33
São Paulo 33
Falls Church 32
Norwalk 31
Melun 29
New York 29
Overland Park 29
Osaka 28
Washington 28
Verona 27
Catania 26
Yubileyny 26
Nanjing 25
Shenzhen 25
Hanoi 24
Las Vegas 24
Ningbo 24
Redmond 24
Atlanta 23
Imola 23
Kwai Chung 22
San Jose 22
Totale 31.443
Salva come PNG Salva come JPEG
Nome #
Programmare in QBasic: Teoria ed Esercizi Svolti 772
Data-Driven Clock Gating for Digital Filters 668
Solar energy potential assessment: An overview and a fast modeling approach with application to Italy 665
Memory Design Techniques for Low-Energy Embedded Systems 612
Sub-row sleep transistor insertion for concurrent clock-gating and power-gating 582
Modeling of thermally induced skew variations in clock distribution network 570
An on-chip all-digital PV-monitoring architecture for digital IPs 567
Design and Implementation of a Memory Generator for Low-Energy Application-Specific Block-Enabled SRAMs 555
Reducing Timing Overhead in Simultaneously Clock-Gated and Power-Gated Designs by Placement-Aware Clustering 547
New Adaptive Encoding Schemes for Switching Activity Balancing in On-Chip Buses 529
Fondamenti di Informatica: 100 Esercizi d'Esame Svolti 518
PROGRAMMARE IN C: TEORIA, ESEMPI ED ESERCIZI SVOLTI 514
Modeling of the Charging Behavior of Li-Ion Batteries based on Manufacturer’s Data 505
Off-Line Data Profiling Techniques to Enhance Memory Compression in Embedded Systems 490
Estimating photovoltaic energy potential from a minimal set of randomly sampled data 473
A Compact Macromodel for the Charge Phase of a Battery with Typical Charging Protocol 467
A Statistic Power Model for Non-synthetic RTL Operators 426
On-Chip NBTI and PBTI Tracking Through an All-Digital Aging Monitor Architecture 421
Application of symbolic FSM Markovian analysis to protocol verification 396
A Li-ion battery charge protocol with optimal aging-quality of service trade-off 362
A Framework with Temperature-Aware Accuracy Levels for Battery Modeling from Datasheets 354
An equation-based battery cycle life model for various battery chemistries 354
A refinement methodology for clock gating optimization at layout level in digital circuits 350
An integrated thermal estimation framework for industrial embedded platforms. 350
An integrated thermal estimation framework for industrial embedded platforms 349
Design Techniques and Architectures for Low-Leakage SRAMs 348
An Automated Framework for Generating Variable-Accuracy Battery Models from Datasheet Information 347
Row-Based Power-Gating: A Novel Sleep Transistor Insertion Methodology for Leakage Power Optimization in Nanometer CMOS Circuits 347
Dynamic Thermal Clock Skew Compensation using Tunable Delay Buffers 345
Investigating the Effects of Inverted Temperature Dependence (ITD) on Clock Distribution Networks 345
An aging-aware battery charge scheme for mobile devices exploiting plug-in time patterns 343
On quantifying the figures of merit of power-gating for leakage power minimization in nanometer CMOS circuits 337
VHDL Simulation: A Flexible Approach to Verification and Performance Analysis of Communication Protocols 336
Dynamic thermal clock skew compensation using tunable delay buffers 335
Aging and cost optimal residential charging for plug-in EVs 333
Efficient Computation of Discharge Current Upper Bounds for Clustered Sleep Transistor Sizing 331
A Discrete-Time Battery Model for High-Level Power Estimation 331
Row-Based Body-Bias Assignment for Dynamic Thermal Clock-Skew Compensation 329
Power-aware partitioning of data converters 327
Modeling and Characterization of Thermally-Induced Skew on Clock Distribution Networks of Nanometric ICs 326
Automated generation of battery aging models from datasheets 324
Dynamic Management of Thermally-Induced Clock Skew: An Implementation Perspective 320
Design of a family of sleep transistor cells for a clustered power-gating flow in 65nm technology 319
Glitch power minimization by selective gate freezing 314
A Scalable Algorithmic Framework for Row-Based Power-Gating 313
Discrete-time battery models for system-level low-power design 311
Selective Instruction Compression for Memory Energy Reduction in Embedded Systems 311
Discharge Current Steering for Battery Lifetime Optimization 310
Thermal-Aware Design Techniques for Nanometer CMOS Circuits 309
Algorithms for Low-Energy Code Compression in Performance and Memory Constrained Embedded Systems 307
Fast Computation of Discharge Current Upper Bounds for Clustered Power-Gating 307
A temperature-aware battery cycle life model for different battery chemistries 304
Architectures and Synthesis Algorithms for Power-Efficient Bus Interfaces 301
Timing-driven row-based power gating 300
Increasing Energy Efficiency of Embedded Systems by Application-Specific Memory Hierarchy Generation 300
Energy-efficient battery charging in electric vehicles with solar panels 300
Automatic Selection of Instruction Op-Codes of Low-Power Core Processors 299
RTL power estimation in an HDL-based design flow 297
Thermal Resilient Bounded-Skew Clock-Tree Optimization Methodology 296
A comparison of Stream Synthesis Methods for Fast Power Simulation 295
Stream Synthesis for Efficient Power Simulation Based on SpectralTransforms 292
Layout-Driven Memory Synthesis for Embedded Systems-on-Chip 289
Current-Controlled Policies for Battery-Driven Dynamic Power Management 289
Design of a Flexible Reactivation Cell for Safe Power-Mode Transition in Power-Gated Circuits 288
Reducing Peak Power Consumption of Combinational Test Sets 287
Implementation of a thermal management unit for canceling temperature-dependent clock skew variations 287
Power Efficient Variability Compensation Through Clustered Tunable Power-Gating 283
Preface of the 2010 IAENG International Conference on Electrical Engineering Special Session: Design, Analysis and Tools for Integrated Circuits and Systems. Newswood Limited. 282
Thermal-Aware Clock Tree Design to Increase Timing Reliability of Embedded SoCs 281
A Recursive Algorithm for Low-Power Memory Partitioning 279
Low-Overhead State-Retaining Elements for Low-Leakage MTCMOS Design 278
Enabling Fine-Grain Leakage Management by Voltage Anchor Insertion 277
Scheduling Battery Usage in Mobile Systems 277
Integrating Clock Gating and Power Gating for Combined Dynamic and Leakage Power Optimization in Digital CMOS Circuits 277
Design Exploration of a Thermal Management Unit for Dynamic Control of Temperature-Induced Clock Skew 276
Battery-Aware Operation Range Estimation for Terrestrial and Aerial Electric Vehicles 276
Memory Energy Minimization by Data Compression: Algorithms, Architectures and Implementation 274
Preface of the 2011 IAENG International Conference on Electrical Engineering Special Session: Design, Analysis and Tools for Integrated Circuits and Systems 273
A new algorithm for energy-driven data compression in VLIW embedded processors 272
Battery-Driven Dynamic Power Management 270
Implications of Ultra Low-Voltage Devices on Design Techniques for Controlling Leakage in NanoCMOS Circuits 269
A Methodology for the Automatic Selection of Instruction Op-Codes of Low-Power Core Processors 268
Synthesis of application-specific memories for power optimization in embedded systems 268
Optimal sleep transistor synthesis under timing and area constraints 268
A Code Compression Architecture for Cache Energy Minimization in Embedded Systems 266
THERMINATOR: Modeling, control and management of thermal effects in electronic circuits of the future 265
Analysis of Energy Dissipation in the Memory Hierarchy of Embedded Systems: A Case Study 264
Temporal Discharge Current Driven Clustering for Improved Leakage Power Reduction in Row-Based Power-Gating 264
Evaluating regularity extraction in logic synthesis 263
“Energy-Efficient Data Scrambling on Memory-Processor Interfaces” 263
Discharge Current Steering for Battery Lifetime Optimization 262
Energy-Efficient Data Scrambling for Secure Communication in Crypto-Processors 262
Multiple power-gating domain (multi-VGND)architecture for improved leakage power reduction 262
Placement-aware clustering for integrated clock and power gating 262
Energy-aware design techniques for differential power analysis protection 261
Layout-Driven Post-Placement Techniques for Temperature Reduction and Thermal Gradient Minimization 261
Supporting system-level power exploration for DSP applications 260
Exploring the Impact of Logic Synthesis on Area, Delay and Power Dissipation of CMOS Circuits 259
Optimizing Quality Inspection and Control in Powder Bed Metal Additive Manufacturing: Challenges and Research Directions 259
Synthesis of Low-Overhead Interfaces for Power-Efficient Communication over Wide Buses 258
Totale 34.464
Salva come PNG Salva come JPEG
Categoria #
all - tutte 136.801
article - articoli 46.509
book - libri 6.154
conference - conferenze 80.034
curatela - curatele 0
other - altro 0
patent - brevetti 0
selected - selezionate 0
volume - volumi 4.104
Totale 273.602
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2020/20212.138 0 0 0 398 123 297 115 279 168 428 221 109
2021/20221.949 152 172 110 91 56 141 83 72 74 194 317 487
2022/20233.612 332 557 76 294 356 459 434 175 344 54 169 362
2023/20241.160 56 97 94 74 136 109 62 75 44 78 132 203
2024/20256.390 149 702 344 726 347 282 454 607 927 472 305 1.075
2025/20262.323 852 540 808 123 0 0 0 0 0 0 0 0
Totale 51.818