A communication protocol usually represents a system whose behavior can be specified through a finite state machine. Finite state machines are often used to model digital systems in the context of logic synthesis and formal hardware verification. Therefore, sophisticated and efficient tools (for example, hardware simulators) to analyze this type of systems do exist.In this paper, we propose an approach to the verification and performance evaluation of communication protocols and, in general, of entire computer networks based on VHDL modeling and simulation. The results we have obtained on a few case studies (some of which are reported in this paper) seem to indicate the feasibility of the method.
|Titolo:||VHDL Simulation: A Flexible Approach to Verification and Performance Analysis of Communication Protocols|
|Data di pubblicazione:||2002|
|Digital Object Identifier (DOI):||10.1080/716067196|
|Appare nelle tipologie:||1.1 Articolo in rivista|
File in questo prodotto: