Design of a family of sleep transistor cells for a clustered power-gating flow in 65nm technology