Evaluating regularity extraction in logic synthesis