RTL power estimation in an HDL-based design flow