Optimal sleep transistor synthesis under timing and area constraints