PORTO @ 
Archivio Istituzionale della Ricerca
IRIS è la soluzione IT che facilita la raccolta e la gestione dei dati relativi alle attività e ai prodotti della ricerca. Fornisce a ricercatori, amministratori e valutatori gli strumenti per monitorare i risultati della ricerca, aumentarne la visibilità e allocare in modo efficace le risorse disponibili.
EnglishThis paper presents an experimental study of the energy dissipation in the memory hierarchy of an embedded system during the execution of a specific application. Because of its ubiquity in many applications in different fields, we have chosen the Discrete Cosine Transform (DCT) as a benchmark for our study. The experiments consist of evaluating the energy dissipation of the memory hierarchy of the system, by comparing different software implementations of the DCT. An instruction-level simulator and a cache simulator have been used to perform energy estimation. The experiments show that the fastest (i.e., more hardware- or performance-efficient) implementation is not always the most beneficial from the memory energy stand-point
Analysis of Energy Dissipation in the Memory Hierarchy of Embedded Systems: A Case Study / L. BENINI; MACII A.; E. MACII; M. PONCINO. - (2000), pp. 236-239. ((Intervento presentato al convegno MELECON-00: IEEE Mediterranean Electrotechnical Conference tenutosi a Cyprus nel Maggio 2000.
| Titolo: | Analysis of Energy Dissipation in the Memory Hierarchy of Embedded Systems: A Case Study |
| Autori: | |
| Data di pubblicazione: | 2000 |
| Abstract: | This paper presents an experimental study of the energy dissipation in the memory hierarchy of a...n embedded system during the execution of a specific application. Because of its ubiquity in many applications in different fields, we have chosen the Discrete Cosine Transform (DCT) as a benchmark for our study. The experiments consist of evaluating the energy dissipation of the memory hierarchy of the system, by comparing different software implementations of the DCT. An instruction-level simulator and a cache simulator have been used to perform energy estimation. The experiments show that the fastest (i.e., more hardware- or performance-efficient) implementation is not always the most beneficial from the memory energy stand-point |
| ISBN: | 078036290X |
| Appare nelle tipologie: | 4.1 Contributo in Atti di convegno |
File in questo prodotto:
http://hdl.handle.net/11583/1500473
Copyright © 2021