On quantifying the figures of merit of power-gating for leakage power minimization in nanometer CMOS circuits