PORTO @ Archivio Istituzionale della Ricerca

RAVOTTO, DANILO

RAVOTTO, DANILO  

Dipartimento di Automatica Informatica (attivo dal 01/01/1900 al 31/12/2011)  

019384  

Mostra records
Risultati 1 - 13 di 13 (tempo di esecuzione: 0.026 secondi).
Citazione Data di pubblicazione Autori File
A Software-based self-test methodology for system peripherals / Grosso, Michelangelo; W. J. Perez, H.; Ravotto, Danilo; SANCHEZ SANCHEZ, EDGAR ERNESTO; SONZA REORDA, Matteo; J., Velasco Medina. - STAMPA. - (2010), pp. 195-200. ( 15th IEEE European Test Symposium (ETS) Prague (Czech Republic) May 2010). 1-gen-2010 GROSSO, MICHELANGELORAVOTTO, DANILOSANCHEZ SANCHEZ, EDGAR ERNESTOSONZA REORDA, Matteo + -
Generating Power-Hungry Test Programs for Power-Aware Validation of Pipelined Processors / Calimera, Andrea; Macii, Enrico; Ravotto, Danilo; SANCHEZ SANCHEZ, EDGAR ERNESTO; SONZA REORDA, Matteo. - (2010), pp. 61-66. ( 23rd annual symposium on Integrated circuits and system design São Paulo, Brazil September 2010). 1-gen-2010 CALIMERA, ANDREAMACII, EnricoRAVOTTO, DANILOSANCHEZ SANCHEZ, EDGAR ERNESTOSONZA REORDA, Matteo -
Automatic Detection of Software Defects: an Industrial Experience / Gandini, S; Ravotto, Danilo; Ruzzarin, W; SANCHEZ SANCHEZ, EDGAR ERNESTO; Squillero, Giovanni; Tonda, ALBERTO PAOLO. - (2009). ( GECCO 2009). 1-gen-2009 RAVOTTO, DANILOSANCHEZ SANCHEZ, EDGAR ERNESTOSQUILLERO, GiovanniTONDA, ALBERTO PAOLO + -
Design validation of multithreaded architectures using concurrent threads evolution / Ravotto, Danilo; SANCHEZ SANCHEZ, EDGAR ERNESTO; SONZA REORDA, Matteo; Squillero, Giovanni. - (2009). ( the 22nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes Natal, Brazil August 31 - September 3, 2009) [10.1145/1601896.1601964]. 1-gen-2009 RAVOTTO, DANILOSANCHEZ SANCHEZ, EDGAR ERNESTOSONZA REORDA, MatteoSQUILLERO, Giovanni -
On the Generation of Functional Test Programs for the Cache Replacement Logic / W. J., PEREZ H; Ravotto, Danilo; SANCHEZ SANCHEZ, EDGAR ERNESTO; SONZA REORDA, Matteo; Tonda, ALBERTO PAOLO. - (2009), pp. 418-423. ( 18th IEEE Asian Test Symposium 2009 (ATS09) Taichung, Taiwan November 2009). 1-gen-2009 RAVOTTO, DANILOSANCHEZ SANCHEZ, EDGAR ERNESTOSONZA REORDA, MatteoTONDA, ALBERTO PAOLO + -
A Hybrid Approach to the Test of Cache Memory Controllers Embedded in SoCs / Perez, W. J.; VELASCO MEDINA, J; Ravotto, Danilo; SANCHEZ SANCHEZ, EDGAR ERNESTO; SONZA REORDA, Matteo. - (2008), pp. 143-148. ( IOLTS 2008: IEEE International On-line Testing Symposium). 1-gen-2008 RAVOTTO, DANILOSANCHEZ SANCHEZ, EDGAR ERNESTOSONZA REORDA, Matteo + -
An Evolutionary Methodology for Test Generation for Peripheral Cores Via Dynamic FSM Extraction / Ravotto, Danilo; SANCHEZ SANCHEZ, EDGAR ERNESTO; Schillaci, M; Squillero, Giovanni. - 4974:(2008), pp. 214-223. ( EvoWorkshops 2008: EvoCOMNET, EvoFIN, EvoHOT, EvoIASP, EvoMUSART, EvoNUM, EvoSTOC, and EvoTransLog Naples (ITA) March 26-28, 2008) [10.1007/978-3-540-78761-7_22]. 1-gen-2008 RAVOTTO, DANILOSANCHEZ SANCHEZ, EDGAR ERNESTOSCHILLACI MSQUILLERO, Giovanni -
On Automatic Test Block Generation for Peripheral Testing in SoCs via Dynamic FSMs Extraction / Ravotto, Danilo; SANCHEZ SANCHEZ, EDGAR ERNESTO; Schillaci, M; SONZA REORDA, Matteo; Squillero, Giovanni. - (2008), pp. 71-76. ( Microprocessor Test and Verification, 2007. MTV '07 Austin 5-6 Dec. 2007) [10.1109/MTV.2007.14]. 1-gen-2008 RAVOTTO, DANILOSANCHEZ SANCHEZ, EDGAR ERNESTOSONZA REORDA, MatteoSQUILLERO, Giovanni + -
On the generation of test programs for chip multithread computer architectures / Ravotto, Danilo; SANCHEZ SANCHEZ, EDGAR ERNESTO; SONZA REORDA, Matteo; Squillero, Giovanni. - (2008), pp. P6.4-P6.4. ( International Test Conference Santa Clara, USA 28-30 Oct. 2008) [10.1109/TEST.2008.4700678]. 1-gen-2008 RAVOTTO, DANILOSANCHEZ SANCHEZ, EDGAR ERNESTOSONZA REORDA, MatteoSQUILLERO, Giovanni -
Software-Based Self-Test Strategy for Data Cache Memories Embedded in SoCs / Perez, W. J.; Velasco Medina, J; Ravotto, Danilo; Sanchez Sanchez, Edgar Ernesto; Sonza Reorda, Matteo. - (2008), pp. 339-344. ( The IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems). 1-gen-2008 RAVOTTO, DANILOSANCHEZ SANCHEZ, EDGAR ERNESTOSONZA REORDA, Matteo + -
A local analysis of an incremental evolutionary tool for processor diagnosis / Ravotto, Danilo; SANCHEZ SANCHEZ, EDGAR ERNESTO; Schillaci, Massimiliano; Squillero, Giovanni. - (2007), pp. 3467-3473. ( IEEE Congress on Evolutionary Computation, 2007. CEC 2007 Singapore 25-28 Sept. 2007) [10.1109/CEC.2007.4424921]. 1-gen-2007 RAVOTTO, DANILOSANCHEZ SANCHEZ, EDGAR ERNESTOSCHILLACI, MASSIMILIANOSQUILLERO, Giovanni -
An Effective Approach for the Diagnosis of Transition-Delay Faults in SoCs, based on SBST and Scan Chains / LAGOS BENITES, J; Appello, D; Bernardi, Paolo; Grosso, Michelangelo; Ravotto, Danilo; SANCHEZ SANCHEZ, EDGAR ERNESTO; SONZA REORDA, Matteo. - (2007), pp. 291-299. ( DFT2007, 22th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems). 1-gen-2007 BERNARDI, PAOLOGROSSO, MICHELANGELORAVOTTO, DANILOSANCHEZ SANCHEZ, EDGAR ERNESTOSONZA REORDA, Matteo + -
Automotive Microcontroller End-of-Line Test via Software-Based Methodologies / DI PALMA, W; Ravotto, Danilo; SANCHEZ SANCHEZ, EDGAR ERNESTO; Schillaci, M; SONZA REORDA, Matteo; Squillero, Giovanni. - (2007), pp. 77-82. ( Eighth International Workshop on Microprocessor Test and Verification, 2007. MTV '07. Austin, TX , USA 5-6 Dec. 2007) [10.1109/MTV.2007.15]. 1-gen-2007 RAVOTTO, DANILOSANCHEZ SANCHEZ, EDGAR ERNESTOSONZA REORDA, MatteoSQUILLERO, Giovanni + -