A Hybrid Approach to the Test of Cache Memory Controllers Embedded in SoCs