On the generation of test programs for chip multithread computer architectures