Archivio Istituzionale della RicercaULLAH, ANEES
Mostra
records
Risultati 1 - 11 di 11 (tempo di esecuzione: 0.023 secondi).
Hardening Dynamically Reconfigurable Processing Modules Architectures: A Neutron Test Experience
In corso di stampa Desogus, Marco; Sterpone, Luca; Sabena, Davide; Ullah, Anees; Mario, Porrmann; Jens, Hagemeyer; Jorgan, Ilstad
Real-Time SEU Tolerant Circuits on SRAM-based FPGAs
In corso di stampa Sterpone, Luca; Ullah, Anees
An Error-Detection and Self-Repairing Method for Dynamically and Partially Reconfigurable Systems
2017 SONZA REORDA, Matteo; Sterpone, Luca; Ullah, Anees
An FPGA-based dynamically reconfigurable platform for emulation of permanent faults in ASICs
2017 Ullah, A.; Sanchez, E.; Sterpone, L.; Cardona, L. A.; Ferrer, C.
Dependable System Design for Reconfigurable Safety-Critical Applications
2015 Ullah, Anees
Effective emulation of permanent faults in ASICs through dynamically reconfigurable FPGAs
2014 SANCHEZ SANCHEZ, EDGAR ERNESTO; Sterpone, Luca; Ullah, Anees
Recovery Time and Fault Tolerance Improvement for Circuits mapped on SRAM-based FPGAs
2014 Ullah, Anees; Sterpone, Luca
An Error-Detection and Self-Repairing Method for Dynamically and Partially Reconfigurable Systems
2013 SONZA REORDA, Matteo; Sterpone, Luca; Ullah, Anees
Dynamic Neutron Testing of Dynamically Reconfigurable Processing Modules Architecture
2013 Sterpone, Luca; Sabena, Davide; Ullah, Anees; Porrmann, M.; Hagemeyer, J.; Ilstad, J.
On the Optimal Reconfiguration Times for TMR Circuits on SRAM based FPGAs
2013 Sterpone, Luca; Ullah, Anees
Phase compensated differential based quadrature direct digital frequency synthesis
2012 Ullah, Anees; Hazrat, Ali; Yasir Ali, Khan; Muhammad, Aamir; Nazim, Ali; K. M., Yahya
| Citazione | Data di pubblicazione | Autori | File |
|---|---|---|---|
| Hardening Dynamically Reconfigurable Processing Modules Architectures: A Neutron Test Experience / Desogus, M., Sterpone, L., Sabena, D., Ullah, A., Mario, P., Jens, H., Jorgan, I.. - (In corso di stampa). (Radiation Effects on Components and Systems 2013 ). | In corso di stampa | DESOGUS, MARCOSTERPONE, LucaSABENA, DAVIDEULLAH, ANEES + | - |
| Real-Time SEU Tolerant Circuits on SRAM-based FPGAs / Sterpone, L., Ullah, A.. - (In corso di stampa). (Radiation Effects on Components and Systems 2013 Oxford 23rd-27th September, 2013). | In corso di stampa | STERPONE, LucaULLAH, ANEES | - |
| An Error-Detection and Self-Repairing Method for Dynamically and Partially Reconfigurable Systems / SONZA REORDA, M., Sterpone, L., Ullah, A.. - In: IEEE TRANSACTIONS ON COMPUTERS. - ISSN 0018-9340. - ELETTRONICO. - 66:6(2017), pp. 1022-1033. [10.1109/TC.2016.2607749] | 1-gen-2017 | SONZA REORDA, MatteoSTERPONE, LUCAULLAH, ANEES | 07563888.pdf; 07563888.pdf |
| An FPGA-based dynamically reconfigurable platform for emulation of permanent faults in ASICs / Ullah, A., Sanchez, E., Sterpone, L., Cardona, L.A., Ferrer, C.. - In: MICROELECTRONICS RELIABILITY. - ISSN 0026-2714. - STAMPA. - 75:(2017), pp. 110-120. [10.1016/j.microrel.2017.06.032] | 1-gen-2017 | Ullah, A.Sanchez, E.Sterpone, L. + | fpga_fault_sim.pdf |
| Dependable System Design for Reconfigurable Safety-Critical Applications / Ullah, A.. - (2015). | 1-gen-2015 | ULLAH, ANEES | - |
| Effective emulation of permanent faults in ASICs through dynamically reconfigurable FPGAs / SANCHEZ SANCHEZ, E.E., Sterpone, L., Ullah, A.. - (2014), pp. 1-6. (24th International Conference on Field Programmable Logic and Applications (FPL), 2014 ) [10.1109/FPL.2014.6927478]. | 1-gen-2014 | SANCHEZ SANCHEZ, EDGAR ERNESTOSTERPONE, LucaULLAH, ANEES | - |
| Recovery Time and Fault Tolerance Improvement for Circuits mapped on SRAM-based FPGAs / Ullah, A., Sterpone, L.. - In: JOURNAL OF ELECTRONIC TESTING. - ISSN 0923-8174. - 30:(2014), pp. 425-442. [10.1007/s10836-014-5463-7] | 1-gen-2014 | ULLAH, ANEESSTERPONE, Luca | - |
| An Error-Detection and Self-Repairing Method for Dynamically and Partially Reconfigurable Systems / SONZA REORDA, M., Sterpone, L., Ullah, A.. - ELETTRONICO. - (2013), pp. 149-155. (IEEE European Test Symposium ). | 1-gen-2013 | SONZA REORDA, MatteoSTERPONE, LucaULLAH, ANEES | - |
| Dynamic Neutron Testing of Dynamically Reconfigurable Processing Modules Architecture / Sterpone, L., Sabena, D., Ullah, A., Porrmann, M., Hagemeyer, J., Ilstad, J.. - ELETTRONICO. - (2013), pp. 184-188. (IEEE AHS Torino June 2013). | 1-gen-2013 | STERPONE, LucaSABENA, DAVIDEULLAH, ANEES + | - |
| On the Optimal Reconfiguration Times for TMR Circuits on SRAM based FPGAs / Sterpone, L., Ullah, A.. - ELETTRONICO. - (2013), pp. 9-14. (IEEE AHS Torino June 2013). | 1-gen-2013 | STERPONE, LucaULLAH, ANEES | - |
| Phase compensated differential based quadrature direct digital frequency synthesis / Ullah, A., Hazrat, A., Yasir Ali, K., Muhammad, A., Nazim, A., K. M., Y.. - (2012), pp. 1-6. (2012 International Conference on Emerging Technologies (ICET) ) [10.1109/ICET.2012.6375485]. | 1-gen-2012 | ULLAH, ANEES + | - |