Recovery Time and Fault Tolerance Improvement for Circuits mapped on SRAM-based FPGAs