On the Optimal Reconfiguration Times for TMR Circuits on SRAM based FPGAs