Recently, the adoption of Cell-Aware Testing (CAT) has become an option for an increasing number of semiconductor companies. Typically, CAT is adopted in the context of scan chain tests, and patterns are generated with an Automatic Test Pattern Generation (ATPG) tool. Moreover, past studies have extensively shown the capability of CAT to identify the microchips’ physical defects that would otherwise remain undetected using traditional fault models, only. However, due to the higher number of patterns generated, an improper CAT-related ATPG flow can lead to a longer test application time. This means higher costs for semiconductor companies, thus reducing the advantages of CAT. The aim of this paper is to overview different ATPG flows supporting CAT, showing advantages and disadvantages of each approach. Each flow is evaluated together with traditional and cell-aware fault models in terms of achievable fault coverage and pattern count. The experimental results are presented through a wide range of open-source benchmarks using a proprietary industrial technology library.
A comparative overview of ATPG flows targeting traditional and cell-aware fault models / Mirabella, Nunzio; Floridia, Andrea; Cantoro, Riccardo; Grosso, Michelangelo; Sonza Reorda, Matteo. - ELETTRONICO. - (2022), pp. 1-4. (Intervento presentato al convegno 29th IEEE International Conference on Electronics Circuits and Systems (ICECS) tenutosi a Glasgow nel 24th - 26th October 2022) [10.1109/ICECS202256217.2022.9971003].
A comparative overview of ATPG flows targeting traditional and cell-aware fault models
Mirabella, Nunzio;Floridia, Andrea;Cantoro, Riccardo;Grosso, Michelangelo;Sonza Reorda, Matteo
2022
Abstract
Recently, the adoption of Cell-Aware Testing (CAT) has become an option for an increasing number of semiconductor companies. Typically, CAT is adopted in the context of scan chain tests, and patterns are generated with an Automatic Test Pattern Generation (ATPG) tool. Moreover, past studies have extensively shown the capability of CAT to identify the microchips’ physical defects that would otherwise remain undetected using traditional fault models, only. However, due to the higher number of patterns generated, an improper CAT-related ATPG flow can lead to a longer test application time. This means higher costs for semiconductor companies, thus reducing the advantages of CAT. The aim of this paper is to overview different ATPG flows supporting CAT, showing advantages and disadvantages of each approach. Each flow is evaluated together with traditional and cell-aware fault models in terms of achievable fault coverage and pattern count. The experimental results are presented through a wide range of open-source benchmarks using a proprietary industrial technology library.File | Dimensione | Formato | |
---|---|---|---|
ICECS_2022_1.2.pdf
accesso aperto
Descrizione: Post Print version Accepted ICECS2022 without IEEE copyright
Tipologia:
2. Post-print / Author's Accepted Manuscript
Licenza:
PUBBLICO - Tutti i diritti riservati
Dimensione
109.19 kB
Formato
Adobe PDF
|
109.19 kB | Adobe PDF | Visualizza/Apri |
Conference_paper_1.2_submitted.docx
non disponibili
Descrizione: Pre-print submitted to ICECS 2022
Tipologia:
1. Preprint / submitted version [pre- review]
Licenza:
Non Pubblico - Accesso privato/ristretto
Dimensione
184.12 kB
Formato
Microsoft Word XML
|
184.12 kB | Microsoft Word XML | Visualizza/Apri Richiedi una copia |
A_comparative_overview_of_ATPG_flows_targeting_traditional_and_cell-aware_fault_models.pdf
non disponibili
Tipologia:
2a Post-print versione editoriale / Version of Record
Licenza:
Non Pubblico - Accesso privato/ristretto
Dimensione
122.62 kB
Formato
Adobe PDF
|
122.62 kB | Adobe PDF | Visualizza/Apri Richiedi una copia |
Pubblicazioni consigliate
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
https://hdl.handle.net/11583/2971532