Last decade, the RISC-V soft processor has become popular due to the benefits such as transparency and availability of hardware implementations on reconfigurable devices such as SRAM-based FPGAs. However, these devices are highly sensitive to high-energy particles. For this reason, we propose an implementation methodology that ranges from the hardening method applied at the Register Transfer Level (RTL) to the optimization of layout techniques acting on the place & route of the design. As a case study, the TMR-hardened Arithmetic Logic Unit (ALU) of the RISC-V soft processor implementation was taken and its reliability under different design layouts has been analyzed using fault injection campaigns. Experimental results show that the design reliability can be drastically improved by applying ad hoc layout customization and coupling users’ routing and placement constraints.

Layout-oriented Radiation Effects Mitigation in RISC-V Soft Processor / Vacca, Eleonora; De Sio, Corrado; Azimi, Sarah. - ELETTRONICO. - (2022), pp. 215-220. (Intervento presentato al convegno 19th ACM International Conference on Computing Frontiers 2022 tenutosi a Torino nel May 2022) [10.1145/3528416.3530984].

Layout-oriented Radiation Effects Mitigation in RISC-V Soft Processor

Vacca, Eleonora;De Sio, Corrado;Azimi, Sarah
2022

Abstract

Last decade, the RISC-V soft processor has become popular due to the benefits such as transparency and availability of hardware implementations on reconfigurable devices such as SRAM-based FPGAs. However, these devices are highly sensitive to high-energy particles. For this reason, we propose an implementation methodology that ranges from the hardening method applied at the Register Transfer Level (RTL) to the optimization of layout techniques acting on the place & route of the design. As a case study, the TMR-hardened Arithmetic Logic Unit (ALU) of the RISC-V soft processor implementation was taken and its reliability under different design layouts has been analyzed using fault injection campaigns. Experimental results show that the design reliability can be drastically improved by applying ad hoc layout customization and coupling users’ routing and placement constraints.
File in questo prodotto:
File Dimensione Formato  
CF2022_camera_ready.pdf

accesso aperto

Descrizione: Computing Frontiers 2022
Tipologia: 2. Post-print / Author's Accepted Manuscript
Licenza: PUBBLICO - Tutti i diritti riservati
Dimensione 619.73 kB
Formato Adobe PDF
619.73 kB Adobe PDF Visualizza/Apri
3528416.3530984.pdf

non disponibili

Tipologia: 2a Post-print versione editoriale / Version of Record
Licenza: Non Pubblico - Accesso privato/ristretto
Dimensione 533.03 kB
Formato Adobe PDF
533.03 kB Adobe PDF   Visualizza/Apri   Richiedi una copia
Pubblicazioni consigliate

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11583/2966363