An enhanced strategy for functional stress pattern generation for system-on-chip reliability characterization