PELUSO, VALENTINO

PELUSO, VALENTINO  

Dipartimento di Automatica e Informatica  

032364  

Mostra records
Risultati 1 - 20 di 20 (tempo di esecuzione: 0.157 secondi).
Citazione Data di pubblicazione Autori File
Concurrent Pipeline Stages Optimization for Embedded Keyword Spotting / Zema, Giacomo; Peluso, Valentino; Calimera, Andrea; Macii, Enrico. - (2023), pp. 0427-0433. (Intervento presentato al convegno World AI IoT Congress tenutosi a Seattle, WA (USA) nel 07-10 June 2023) [10.1109/AIIoT58121.2023.10174531]. 1-gen-2023 Zema, GiacomoPeluso, ValentinoCalimera, AndreaMacii, Enrico Concurrent_Pipeline_Stages_Optimization_for_Embedded_Keyword_Spotting.pdf
Enabling DVFS Side-Channel Attacks for Neural Network Fingerprinting in Edge Inference Services / Malan, Erich; Peluso, Valentino; Calimera, Andrea; Macii, Enrico. - (2023), pp. 1-6. (Intervento presentato al convegno International Symposium on Low Power Electronics and Design tenutosi a Vienna (AUT) nel 07-08 August 2023) [10.1109/ISLPED58423.2023.10244398]. 1-gen-2023 Malan, ErichPeluso, ValentinoCalimera, AndreaMacii, Enrico ISLPED2023_cameraReady.pdfEnabling_DVFS_Side-Channel_Attacks_for_Neural_Network_Fingerprinting_in_Edge_Inference_Services.pdf
AdapTTA: Adaptive Test-Time Augmentation for Reliable Embedded ConvNets / Mocerino, Luca; Rizzo, Roberto G.; Peluso, Valentino; Calimera, Andrea; Macii, Enrico. - (2021), pp. 1-6. (Intervento presentato al convegno International Conference on Very Large Scale Integration (VLSI-SoC) nel 4-7 Oct. 2021) [10.1109/VLSI-SoC53125.2021.9606980]. 1-gen-2021 Mocerino, LucaRizzo, Roberto G.Peluso, ValentinoCalimera, AndreaMacii, Enrico Adaptive_Test_time_Augmentation____VLSI_SoC2021.pdfAdapTTA_Adaptive_Test-Time_Augmentation_for_Reliable_Embedded_ConvNets.pdf
EAST: Encoding-Aware Sparse Training for Deep Memory Compression of ConvNets / Grimaldi, Matteo; Peluso, Valentino; Calimera, Andrea. - ELETTRONICO. - (2020), pp. 233-237. (Intervento presentato al convegno IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS)) [10.1109/AICAS48895.2020.9073979]. 1-gen-2020 Grimaldi, MatteoPeluso, ValentinoCalimera, Andrea PID6298707.pdf09073979.pdf
Enabling monocular depth perception at the very edge / Peluso, V.; Cipolletta, A.; Calimera, A.; Poggi, M.; Tosi, F.; Aleotti, F.; Mattoccia, S.. - 2020:(2020), pp. 1581-1583. (Intervento presentato al convegno 2020 IEEE/CVF Conference on Computer Vision and Pattern Recognition Workshops, CVPRW 2020 tenutosi a usa nel 2020) [10.1109/CVPRW50498.2020.00204]. 1-gen-2020 Peluso V.Cipolletta A.Calimera A.Aleotti F.Mattoccia S. + 09150972.pdfLPVCV_2020_postprint_iris.pdf
Optimization Tools for ConvNets on the Edge / Peluso, V.; Macii, E.; Calimera, A.. - ELETTRONICO. - (2020), pp. 204-205. (Intervento presentato al convegno 28th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SOC 2020 tenutosi a Salt Lake City, UT, USA nel 2020) [10.1109/VLSI-SOC46417.2020.9344075]. 1-gen-2020 Peluso V.MacIi E.Calimera A. Optimization_Tools_for_ConvNets_on_the_Edge.pdf
Arbitrary-Precision Convolutional Neural Networks on Low-Power IoT Processors / Peluso, V.; Grimaldi, M.; Calimera, A.. - 2019-:(2019), pp. 142-147. (Intervento presentato al convegno 27th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2019 tenutosi a per nel 2019) [10.1109/VLSI-SoC.2019.8920341]. 1-gen-2019 Peluso V.Grimaldi M.Calimera A. 8920341.pdfmain.pdf
Enabling Energy-Efficient Unsupervised Monocular Depth Estimation on ARMv7-Based Platforms / Peluso, V.; Cipolletta, Antonio; Calimera, A.; Poggi, M.; Tosi, F.; Mattoccia, S.. - (2019), pp. 1703-1708. (Intervento presentato al convegno 22nd Design, Automation and Test in Europe Conference and Exhibition, DATE 2019 tenutosi a Firenze Fiera, ita nel 2019) [10.23919/DATE.2019.8714893]. 1-gen-2019 Peluso V.CIPOLLETTA, ANTONIOCalimera A. + -
Energy-Driven Precision Scaling for Fixed-Point ConvNets / Peluso, V.; Calimera, A.. - 2018-:(2019), pp. 113-118. (Intervento presentato al convegno 26th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2018 tenutosi a ita nel 2018) [10.1109/VLSI-SoC.2018.8644902]. 1-gen-2019 Peluso V.Calimera A. -
Inference on the Edge: Performance Analysis of an Image Classification Task Using Off-The-Shelf CPUs and Open-Source ConvNets / Peluso, V.; Rizzo, R. G.; Cipolletta, A.; Calimera, A.. - (2019), pp. 454-459. (Intervento presentato al convegno 6th International Conference on Social Networks Analysis, Management and Security, SNAMS 2019 tenutosi a esp nel 2019) [10.1109/SNAMS.2019.8931889]. 1-gen-2019 Peluso V.Rizzo R. G.Cipolletta A.Calimera A. SNAMS19.pdf08931889_snam.pdf
Integer ConvNets on embedded CPUs: Tools and performance assessment on the cortex-A cores / Peluso, V.; Cipolletta, A.; Vaiana, F.; Calimera, A.. - (2019), pp. 598-601. (Intervento presentato al convegno 26th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2019 tenutosi a ita nel 2019) [10.1109/ICECS46596.2019.8965168]. 1-gen-2019 Peluso V.Cipolletta A.Vaiana F.Calimera A. icecs19.pdfICECS19.pdf
On the Efficiency of Early Bird Sampling (EBS) an Error Detection-Correction Scheme for Data-Driven Voltage Over-Scaling / Rizzo, Roberto G.; Peluso, Valentino; Calimera, Andrea; Zhou, Jun. - 500:(2019), pp. 153-177. (Intervento presentato al convegno 25th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017, Abu Dhabi, United Arab Emirates, October 23–25, 2017,) [10.1007/978-3-030-15663-3_8]. 1-gen-2019 Rizzo, Roberto G.Peluso, ValentinoCalimera, Andrea + -
All-digital embedded meters for on-line power estimation / Jahier Pagliari, Daniele; Peluso, Valentino; Chen, Yukai; Calimera, Andrea; Macii, Enrico; Poncino, Massimo. - ELETTRONICO. - (2018), pp. 737-742. (Intervento presentato al convegno 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE) tenutosi a Dresden, Germany nel 19-23 March 2018) [10.23919/DATE.2018.8342105]. 1-gen-2018 Jahier Pagliari, DanielePeluso, ValentinoChen, YukaiCalimera, AndreaMacii, EnricoPoncino, Massimo 895_OutputPaper.pdfAll-digital_embedded_meters_for_on-line_power_estimation.pdf
Design-Space Exploration of Pareto-Optimal Architectures for Deep Learning with DVFS / Santoro, Giulia; Casu, Mario R.; Peluso, Valentino; Calimera, Andrea; Alioto, Massimo. - (2018), pp. 1-5. (Intervento presentato al convegno IEEE International Symposium on Circuits and Systems (ISCAS)) [10.1109/ISCAS.2018.8351685]. 1-gen-2018 Santoro, GiuliaCasu, Mario R.Peluso, ValentinoCalimera, Andrea + Calimera_design-space.pdf
Energy-performance design exploration of a low-power microprogrammed deep-learning accelerator / Santoro, Giulia; Casu, Mario R.; Peluso, Valentino; Calimera, Andrea; Alioto, Massimo. - (2018), pp. 1151-1154. (Intervento presentato al convegno Design, Automation & Test in Europe Conference & Exhibition (DATE) tenutosi a Dresden) [10.23919/DATE.2018.8342185]. 1-gen-2018 Santoro, GiuliaCasu, Mario R.Peluso, ValentinoCalimera, Andrea + Calimera-Energy-performance.pdf
Scalable-effort ConvNets for multilevel classification / Peluso, V.; Calimera, A.. - (2018), pp. 1-8. (Intervento presentato al convegno 37th IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2018 tenutosi a Hilton San Diego Resort and Spa, usa nel 2018) [10.1145/3240765.3240845]. 1-gen-2018 Peluso V.Calimera A. -
Weak-MAC: Arithmetic Relaxation for Dynamic Energy-Accuracy Scaling in ConvNets / Peluso, Valentino; Calimera, Andrea. - (2018), pp. 1-5. (Intervento presentato al convegno IEEE International Symposium on Circuits and Systems (ISCAS)) [10.1109/ISCAS.2018.8351494]. 1-gen-2018 Peluso, ValentinoCalimera, Andrea -
Early bird sampling: A short-paths free error detection-correction strategy for data-driven VOS / Rizzo, Roberto G.; Peluso, Valentino; Calimera, Andrea; Zhou, Jun; Liu, Xin. - (2017), pp. 1-6. (Intervento presentato al convegno IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC) tenutosi a Abu Dhabi nel October 2017) [10.1109/VLSI-SoC.2017.8203472]. 1-gen-2017 Rizzo, Roberto G.Peluso, ValentinoCalimera, Andrea + -
Ultra-Fine Grain Vdd-Hopping for energy-efficient Multi-Processor SoCs / Peluso, Valentino; Calimera, Andrea; Macii, Enrico; Alioto, Massimo. - (2016), pp. 1-6. (Intervento presentato al convegno 24th Annual IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2016 tenutosi a Tallin (Estonia) nel 2016) [10.1109/VLSI-SoC.2016.7753580]. 1-gen-2016 PELUSO, VALENTINOCALIMERA, ANDREAMACII, Enrico + main.pdf07753580.pdf
Object based modelling of hybrid electrical vehicle and power management control / Bolzoni, Alberto; La Bella, Alessio; Moschetta, Davide; Musacci, Giulia; Gruosso, Giambattista; Gajani, Giancarlo Storti; Boot, Marco Aimo; Bellini, Luca; Canepa, Alessio; Cardella, Davide; Peluso, Valentino; Guglielmi, Paolo. - ELETTRONICO. - (2015), pp. 534-540. (Intervento presentato al convegno 2015 IEEE 1st International Forum on Research and Technologies for Society and Industry (RTSI 2015) tenutosi a Turin (ITA) nel 16-18 September 2015) [10.1109/RTSI.2015.7325153]. 1-gen-2015 PELUSO, VALENTINOGUGLIELMI, PAOLO + -