Nowadays, quantized Neural Networks (QNNs) are increasingly deployed in safety-critical scenarios based on resource-constrained edge devices, making resilience evaluation of paramount importance. Current studies investigate transient or permanent faults in a separate way leaving a gap between hardware- and application-level fault analysis. This paper deals with this gap by presenting a novel fault-correlation methodology that analyses the QNN behavior under transient bit-flips and permanent stuck-at faults. The proposed approach experimentally demonstrates that the impact of permanent hardware faults, which are known to be computationally costly, can be effectively estimated through extremely fast application-level fault injections. The experimental results have been gathered in three image-classification QNNs (MobileNetV1, EfficientNetB0, and ResNet18) deployed in a RISC-V based SoC, and show an average cross-correlation of 87.05% in the three experiments between the two fault models under evaluation.

Emulating SDC-1 Hardware Faults Through Application Level Bit-Flip Injections in QNNs / Perlo, G., Porsia, A., Ruospo, A., Sanchez, E.. - ELETTRONICO. - (2026), pp. 1-6. (2026 IEEE 27th Latin American Test Symposium (LATS) Florianópolis (BRA) 17-20 March 2026) [10.1109/lats70329.2026.11480360].

Emulating SDC-1 Hardware Faults Through Application Level Bit-Flip Injections in QNNs

Perlo, Giacomo;Porsia, Antonio;Ruospo, Annachiara;Sanchez, Ernesto
2026

Abstract

Nowadays, quantized Neural Networks (QNNs) are increasingly deployed in safety-critical scenarios based on resource-constrained edge devices, making resilience evaluation of paramount importance. Current studies investigate transient or permanent faults in a separate way leaving a gap between hardware- and application-level fault analysis. This paper deals with this gap by presenting a novel fault-correlation methodology that analyses the QNN behavior under transient bit-flips and permanent stuck-at faults. The proposed approach experimentally demonstrates that the impact of permanent hardware faults, which are known to be computationally costly, can be effectively estimated through extremely fast application-level fault injections. The experimental results have been gathered in three image-classification QNNs (MobileNetV1, EfficientNetB0, and ResNet18) deployed in a RISC-V based SoC, and show an average cross-correlation of 87.05% in the three experiments between the two fault models under evaluation.
2026
979-8-3195-4235-9
File in questo prodotto:
File Dimensione Formato  
LATS26_Perlo.pdf

accesso riservato

Tipologia: 2a Post-print versione editoriale / Version of Record
Licenza: Non Pubblico - Accesso privato/ristretto
Dimensione 1.27 MB
Formato Adobe PDF
1.27 MB Adobe PDF   Visualizza/Apri   Richiedi una copia
Pubblicazioni consigliate

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11583/3014847