With the continued success of the open RISC-V architecture, practical deployment of RISC-V processors necessitates an in-depth consideration of their testability, safety and security aspects. This survey provides an overview of recent developments in this quickly-evolving field. We start with discussing the application of state-of-the-art functional and system-level test solutions to RISC-V processors. Then, we discuss the use of RISC-V processors for safety-related applications; to this end, we outline the essential techniques necessary to obtain safety both in the functional and in the timing domain and review recent processor designs with safety features. Finally, we survey the different aspects of security with respect to RISC-V implementations and discuss the relationship between cryptographic protocols and primitives on the one hand and the RISC-V processor architecture and hardware implementation on the other. We also comment on the role of a RISC-V processor for system security and its resilience against side-channel attacks.

A Survey of Recent Developments in Testability, Safety and Security of RISC-V Processors / Anders, Jens; Andreu, Pablo; Becker, Bernd; Becker, Steffen; Cantoro, Riccardo; Deligiannis, Nikolaos; Elhamawy, Nourhan; Faller, Tobias; Hernandez, Carles; Mentens, Nele; Namazi Rizi, Mahnaz; Polian, Ilia; Sajadi, Abolfazl; Sauer, Mathias; Schwachhofer, Denis; SONZA REORDA, Matteo; Stefanov, Todor; Tuzov, Ilya; Wagner, Stefan; Zidaric, Nuša. - (2023), pp. 1-10. (Intervento presentato al convegno 2023 IEEE European Test Symposium (ETS) tenutosi a Venice (Italy) nel 22-26 May 2023) [10.1109/ETS56758.2023.10174099].

A Survey of Recent Developments in Testability, Safety and Security of RISC-V Processors

Riccardo Cantoro;Nikolaos Deligiannis;Matteo Sonza Reorda;
2023

Abstract

With the continued success of the open RISC-V architecture, practical deployment of RISC-V processors necessitates an in-depth consideration of their testability, safety and security aspects. This survey provides an overview of recent developments in this quickly-evolving field. We start with discussing the application of state-of-the-art functional and system-level test solutions to RISC-V processors. Then, we discuss the use of RISC-V processors for safety-related applications; to this end, we outline the essential techniques necessary to obtain safety both in the functional and in the timing domain and review recent processor designs with safety features. Finally, we survey the different aspects of security with respect to RISC-V implementations and discuss the relationship between cryptographic protocols and primitives on the one hand and the RISC-V processor architecture and hardware implementation on the other. We also comment on the role of a RISC-V processor for system security and its resilience against side-channel attacks.
2023
979-8-3503-3634-4
File in questo prodotto:
File Dimensione Formato  
ETS_RISC_V_testing_safety_security.pdf

accesso aperto

Tipologia: 2. Post-print / Author's Accepted Manuscript
Licenza: Pubblico - Tutti i diritti riservati
Dimensione 232.37 kB
Formato Adobe PDF
232.37 kB Adobe PDF Visualizza/Apri
A_Survey_of_Recent_Developments_in_Testability_Safety_and_Security_of_RISC-V_Processors.pdf

accesso riservato

Tipologia: 2a Post-print versione editoriale / Version of Record
Licenza: Non Pubblico - Accesso privato/ristretto
Dimensione 1.21 MB
Formato Adobe PDF
1.21 MB Adobe PDF   Visualizza/Apri   Richiedi una copia
Pubblicazioni consigliate

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11583/2978944