SEU Mitigation on SRAM-based FPGAs through Domains-based Isolation Design Flow