Simulation and Formal: The Best of Both Domains for Instruction Set Verification of RISC-V Based Processors