Video compression deeply relies on motion estima- tion but this crucial step requires power-hungry computational resources. Starting from an existing architecture capable of calculating a high number of Sum of Absolute Differences (SADs), three possible locations for approximate adders are chosen. At each location, different types of approximate adders are implemented and the results are analyzed in terms of error and power saving.
Approximate-Computing Architectures for Motion Estimation in HEVC / Paltrinieri, Alberto; Peloso, Riccardo; Masera, Guido; Shafique, Muhammad; Martina, Maurizio. - ELETTRONICO. - 1:(2018), pp. 190-193. (Intervento presentato al convegno New Generation of CAS (NGCAS) tenutosi a Valletta (Malta) nel 13 dicembre 2019) [10.1109/NGCAS.2018.8572080].
Approximate-Computing Architectures for Motion Estimation in HEVC
Peloso, Riccardo;Masera, Guido;Martina, Maurizio
2018
Abstract
Video compression deeply relies on motion estima- tion but this crucial step requires power-hungry computational resources. Starting from an existing architecture capable of calculating a high number of Sum of Absolute Differences (SADs), three possible locations for approximate adders are chosen. At each location, different types of approximate adders are implemented and the results are analyzed in terms of error and power saving.File | Dimensione | Formato | |
---|---|---|---|
SAD_NGCAS2018.pdf
accesso aperto
Descrizione: versione finale
Tipologia:
2. Post-print / Author's Accepted Manuscript
Licenza:
PUBBLICO - Tutti i diritti riservati
Dimensione
525.6 kB
Formato
Adobe PDF
|
525.6 kB | Adobe PDF | Visualizza/Apri |
Pubblicazioni consigliate
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
https://hdl.handle.net/11583/2722061
Attenzione
Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo