An efficient method for the test of embedded memory cores during the operational phase