Specification and design of a new memory fault simulator