MORI', PIERPAOLO
MORI', PIERPAOLO
Dipartimento di Elettronica e Telecomunicazioni
050522
Adversarial Robustness of Multi-bit Convolutional Neural Networks
2024 Frickenstein, L.; Sampath, S. B.; Mori', Pierpaolo; Vemparala, M. -R.; Fasfous, N.; Frickenstein, A.; Unger, C.; Passerone, C.; Stechele, W.
Back to the Future: Models as Active Learning Surrogates for Next Generation ML Deployments
2024 Frickenstein, Lukas; Thoma, Moritz; Mori', Pierpaolo; Sampath, Shambhavi Balamuthu; Fasfous, Nael; Vemparala, Manoj-Rohit; Frickenstein, Alexander; Unger, Christian; Passerone, Claudio; Stechele, Walter
End-to-End Deployment of Winograd-Based DNNs on Edge GPU
2024 Mori', Pierpaolo; Shanur Rahman, Mohammad; Frickenstein, Lukas; Balamuthu Sampath, Shambhavi; Thoma, Moritz; Fasfous, Nael; Rohit Vemparala, Manoj; Frickenstein, Alexander; Stechele, Walter; Passerone, Claudio
MATAR: Multi-Quantization-Aware Training for Accurate and Fast Hardware Retargeting
2024 Mori, Pierpaolo; Thoma, Moritz; Frickenstein, Lukas; Balamuthu Sampath, Shambhavi; Fasfous, Nael; Rohit Vemparala, Manoj; Frickenstein, Alexander; Stechele, Walter; Mueller-Gritschneder, Daniel; Passerone, Claudio
Pruning as a Binarization Technique
2024 Frickenstein, Lukas; Mori, Pierpaolo; Balamuthu Sampath, Shambhavi; Thoma, Moritz; Fasfous, Nael; Rohit Vemparala, Manoj; Frickenstein, Alexander; Unger, Christian; Passerone, Claudio; Stechele, Walter
Wino Vidi Vici: Conquering Numerical Instability of 8-Bit Winograd Convolution for Accurate Inference Acceleration on Edge
2024 Mori, Pierpaolo; Frickenstein, Lukas; Balamuthu Sampath, Shambhavi; Thoma, Moritz; Fasfous, Nael; Rohit Vemparala, Manoj; Frickenstein, Alexander; Unger, Christian; Stechele, Walter; Mueller-Gritschneder, Daniel; Passerone, Claudio
WinoTrain: Winograd-Aware Training for Accurate Full 8-bit Convolution Acceleration
2023 Mori, Pierpaolo; Sampath, Shambhavi-Balamuthu; Frickenstein, Lukas; Vemparala, Manoj-Rohit; Fasfous, Nael; Frickenstein, Alexander; Stechele, Walter; Passerone, Claudio
Accelerating and pruning CNNs for semantic segmentation on FPGA
2022 Mori, Pierpaolo; Vemparala, Manoj-Rohit; Fasfous, Nael; Mitra, Saptarshi; Sarkar, Sreetama; Frickenstein, Alexander; Frickenstein, Lukas; Helms, Domenik; Nagaraja, Naveen-Shankar; Stechele, Walter; Passerone, Claudio
HW-Flow-Fusion: Inter-Layer Scheduling for Convolutional Neural Network Accelerators with Dataflow Architectures
2022 Valpreda, Emanuele; Mori, Pierpaolo; Fasfous, Nael; Vemparala, Manoj Rohit; Frickenstein, Alexander; Frickenstein, Lukas; Stechele, Walter; Passerone, Claudio; Masera, Guido; Martina, Maurizio
Citazione | Data di pubblicazione | Autori | File |
---|---|---|---|
Adversarial Robustness of Multi-bit Convolutional Neural Networks / Frickenstein, L.; Sampath, S. B.; Mori', Pierpaolo; Vemparala, M. -R.; Fasfous, N.; Frickenstein, A.; Unger, C.; Passerone, C.; Stechele, W.. - STAMPA. - (2024), pp. 157-174. (Intervento presentato al convegno IntelliSys 2023) [10.1007/978-3-031-47715-7_12]. | 1-gen-2024 | Mori PierpaoloPasserone C. + | intellisys23_final.pdf; _Accept__IntelliSys23___Adversarial_Robustness_of_MBNs.pdf |
Back to the Future: Models as Active Learning Surrogates for Next Generation ML Deployments / Frickenstein, Lukas; Thoma, Moritz; Mori', Pierpaolo; Sampath, Shambhavi Balamuthu; Fasfous, Nael; Vemparala, Manoj-Rohit; Frickenstein, Alexander; Unger, Christian; Passerone, Claudio; Stechele, Walter. - ELETTRONICO. - 1:(2024), pp. 685-699. (Intervento presentato al convegno Proceedings of the 2024 Intelligent Systems Conference (IntelliSys) tenutosi a Amsterdam (The Netherlands) nel 5 and 6 September 2024) [10.1007/978-3-031-66329-1_44]. | 1-gen-2024 | Pierpaolo, MoriClaudio, Passerone + | Volume 1.pdf; _Accept__IntelliSys24___Back_2_the_Future.pdf |
End-to-End Deployment of Winograd-Based DNNs on Edge GPU / Mori', Pierpaolo; Shanur Rahman, Mohammad; Frickenstein, Lukas; Balamuthu Sampath, Shambhavi; Thoma, Moritz; Fasfous, Nael; Rohit Vemparala, Manoj; Frickenstein, Alexander; Stechele, Walter; Passerone, Claudio. - In: ELECTRONICS. - ISSN 2079-9292. - ELETTRONICO. - (2024). [10.3390/electronics13224538] | 1-gen-2024 | Pierpaolo, MoriClaudio, Passerone + | electronics-13-04538 (1).pdf; End_to_End_Deployment_of_Winograd_Based_DNNs_on_Edge_GPU__ (3).pdf |
MATAR: Multi-Quantization-Aware Training for Accurate and Fast Hardware Retargeting / Mori, Pierpaolo; Thoma, Moritz; Frickenstein, Lukas; Balamuthu Sampath, Shambhavi; Fasfous, Nael; Rohit Vemparala, Manoj; Frickenstein, Alexander; Stechele, Walter; Mueller-Gritschneder, Daniel; Passerone, Claudio. - ELETTRONICO. - (2024). (Intervento presentato al convegno Design, Automation & Test in Europe Conference (DATE 2024) tenutosi a Valencia (Spain) nel 25-27 March 2024). | 1-gen-2024 | Pierpaolo MoriClaudio Passerone + | _Writing__DATE24___Multi_Branch_QNN (9).pdf; 591_pdf_upload.pdf |
Pruning as a Binarization Technique / Frickenstein, Lukas; Mori, Pierpaolo; Balamuthu Sampath, Shambhavi; Thoma, Moritz; Fasfous, Nael; Rohit Vemparala, Manoj; Frickenstein, Alexander; Unger, Christian; Passerone, Claudio; Stechele, Walter. - ELETTRONICO. - (2024), pp. 2131-2140. (Intervento presentato al convegno Conference on Computer Vision and Pattern Recognition (CVPR) tenutosi a Seattle, WA (USA) nel 17-18 June 2024) [10.1109/CVPRW63382.2024.00218]. | 1-gen-2024 | Pierpaolo MoriClaudio Passerone + | Frickenstein_Pruning_as_a_Binarization_Technique_CVPRW_2024_paper.pdf; Mori-Pruning.pdf |
Wino Vidi Vici: Conquering Numerical Instability of 8-Bit Winograd Convolution for Accurate Inference Acceleration on Edge / Mori, Pierpaolo; Frickenstein, Lukas; Balamuthu Sampath, Shambhavi; Thoma, Moritz; Fasfous, Nael; Rohit Vemparala, Manoj; Frickenstein, Alexander; Unger, Christian; Stechele, Walter; Mueller-Gritschneder, Daniel; Passerone, Claudio. - ELETTRONICO. - (2024), pp. 53-62. (Intervento presentato al convegno Winter Conference on Applications of Computer Vision (WACV) tenutosi a Waikoloa, HI (USA) nel 03-08 January 2024) [10.1109/WACV57701.2024.00013]. | 1-gen-2024 | Pierpaolo MoriClaudio Passerone + | _Writing__WACV2024___WinoWidiWici (5).pdf; Mori-Wino.pdf |
WinoTrain: Winograd-Aware Training for Accurate Full 8-bit Convolution Acceleration / Mori, Pierpaolo; Sampath, Shambhavi-Balamuthu; Frickenstein, Lukas; Vemparala, Manoj-Rohit; Fasfous, Nael; Frickenstein, Alexander; Stechele, Walter; Passerone, Claudio. - ELETTRONICO. - (2023), pp. 1-6. (Intervento presentato al convegno Proceedings of the 60th ACM/IEEE Design Automation Conference tenutosi a San Francisco, CA, USA nel 09-13 July 2023) [10.1109/DAC56929.2023.10247805]. | 1-gen-2023 | Mori, PierpaoloPasserone, Claudio + | WinoTrain_Winograd-Aware_Training_for_Accurate_Full_8-bit_Convolution_Acceleration.pdf; _Accept__WinoTrain__Winograd_Aware_Training_for_Accurate_Full_8_bit_Convolution_Acceleration.pdf |
Accelerating and pruning CNNs for semantic segmentation on FPGA / Mori, Pierpaolo; Vemparala, Manoj-Rohit; Fasfous, Nael; Mitra, Saptarshi; Sarkar, Sreetama; Frickenstein, Alexander; Frickenstein, Lukas; Helms, Domenik; Nagaraja, Naveen-Shankar; Stechele, Walter; Passerone, Claudio. - STAMPA. - DAC '22: Proceedings of the 59th ACM/IEEE Design Automation Conference:(2022), pp. 145-150. (Intervento presentato al convegno Proceedings of the 59th ACM/IEEE Design Automation Conference tenutosi a San Francisco (USA) nel 10-14 luglio 2022) [10.1145/3489517.3530424]. | 1-gen-2022 | Mori, PierpaoloPasserone,Claudio + | 3489517.3530424.pdf |
HW-Flow-Fusion: Inter-Layer Scheduling for Convolutional Neural Network Accelerators with Dataflow Architectures / Valpreda, Emanuele; Mori, Pierpaolo; Fasfous, Nael; Vemparala, Manoj Rohit; Frickenstein, Alexander; Frickenstein, Lukas; Stechele, Walter; Passerone, Claudio; Masera, Guido; Martina, Maurizio. - In: ELECTRONICS. - ISSN 2079-9292. - ELETTRONICO. - 11:18(2022), p. 2933. [10.3390/electronics11182933] | 1-gen-2022 | Valpreda, EmanueleMori, PierpaoloPasserone, ClaudioMasera, GuidoMartina, Maurizio + | electronics-11-02933-1.pdf; HW_Flow_Fusion__Inter_Layer_Scheduling_for_Convolutional_Neural_Network_Accelerators_with_Dataflow_Architectures.pdf |