Advances in technology nodes, activity stress caused by data-intensive workloads, and harsh operating conditions increase the occurrence of faults in edge devices used in Artificial Intelligence domains, severely impacting their reliability. Among diverse accelerators, Vector Processing Units (VPUs) offer a versatile and flexible architecture for accelerating workload execution by exploiting data-level parallelism. This paper targets fault detection for VPUs and describes a method for generating Software Test Libraries (STLs) to detect permanent faults arising during the in-field operational phase. The method generates an STL for the baseline accelerator and customizes it for any VPU configuration. The STL for the baseline VPU configuration is built by first exploiting application code, identifying suitable data patterns to improve fault detectability, and then adding a few Ad Hoc routines. The resulting test, once the target hardware parameters are known, is customized using the proposed framework to ensure its effectiveness on the final VPU. The time constraints of in-field tests are taken into account by minimizing the test duration. The experimental results, obtained on a configurable VPU for edge AI applications (Klessydra-T), show that our framework supports the development of effective STLs (up to 96% stuck-at Fault Coverage (FC) for large size configurations). Remarkably, we observed that using a generic STL without accounting for the specific hardware configuration can cause an FC drop of about 25%, highlighting the need for a framework that automatically customizes the test to the VPU’s parameters. The framework is particularly attractive for scalable devices where long-term reliability is essential, and tests must be designed for different hardware configurations.
A Flexible Framework for Vector Accelerators In-field Testing / Farias, G.V.D., Rodriguez Condia, J.E., Reorda, M.S.. - (2026), pp. 1-7. (2026 IEEE 44th VLSI Test Symposium (VTS) Napa, California, USA 27-29 April 2026) [10.1109/vts69484.2026.11563325].
A Flexible Framework for Vector Accelerators In-field Testing
Farias, Gustavo Vilar de;Rodriguez Condia, Josie Esteban;Reorda, Matteo Sonza
2026
Abstract
Advances in technology nodes, activity stress caused by data-intensive workloads, and harsh operating conditions increase the occurrence of faults in edge devices used in Artificial Intelligence domains, severely impacting their reliability. Among diverse accelerators, Vector Processing Units (VPUs) offer a versatile and flexible architecture for accelerating workload execution by exploiting data-level parallelism. This paper targets fault detection for VPUs and describes a method for generating Software Test Libraries (STLs) to detect permanent faults arising during the in-field operational phase. The method generates an STL for the baseline accelerator and customizes it for any VPU configuration. The STL for the baseline VPU configuration is built by first exploiting application code, identifying suitable data patterns to improve fault detectability, and then adding a few Ad Hoc routines. The resulting test, once the target hardware parameters are known, is customized using the proposed framework to ensure its effectiveness on the final VPU. The time constraints of in-field tests are taken into account by minimizing the test duration. The experimental results, obtained on a configurable VPU for edge AI applications (Klessydra-T), show that our framework supports the development of effective STLs (up to 96% stuck-at Fault Coverage (FC) for large size configurations). Remarkably, we observed that using a generic STL without accounting for the specific hardware configuration can cause an FC drop of about 25%, highlighting the need for a framework that automatically customizes the test to the VPU’s parameters. The framework is particularly attractive for scalable devices where long-term reliability is essential, and tests must be designed for different hardware configurations.Pubblicazioni consigliate
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
https://hdl.handle.net/11583/3012346
Attenzione
Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo
