This work presents the development of an integrated framework that facilitates the resilience evaluation of CNNs w.r.t. hardware faults by resorting to fault emulation strategies. The proposed framework leverages the flexibility of Field-Programmable Gate-Arrays (FPGAs) to implement and evaluate any DL accelerator architecture. In addition, we describe the detailed procedure to emulate faults inside a DL architecture. We report the cost, simulation time, and hardware overhead required by the proposed technique when using a stream-processing DL accelerator to deploy some of the most relevant layers of LeNet5. The experimental results were gathered in four different FPGA-based platforms, demonstrating the flexibility of the proposed approach.

An Integrated Environment for the Reliability Assessment of CNNs Accelerators Implemented in FPGAs / Mesa, Luis Ariel; Guerrero-Balaguera, Juan-David; Castañeda, Erika D.; Sanchez, Ernesto; Pérez-Holguín, Wilson-Javier. - ELETTRONICO. - (2024). (Intervento presentato al convegno 2024 IEEE 25th Latin American Test Symposium (LATS) tenutosi a Maceio (BRA) nel 09-12 April 2024) [10.1109/lats62223.2024.10534609].

An Integrated Environment for the Reliability Assessment of CNNs Accelerators Implemented in FPGAs

Guerrero-Balaguera, Juan-David;Sanchez, Ernesto;
2024

Abstract

This work presents the development of an integrated framework that facilitates the resilience evaluation of CNNs w.r.t. hardware faults by resorting to fault emulation strategies. The proposed framework leverages the flexibility of Field-Programmable Gate-Arrays (FPGAs) to implement and evaluate any DL accelerator architecture. In addition, we describe the detailed procedure to emulate faults inside a DL architecture. We report the cost, simulation time, and hardware overhead required by the proposed technique when using a stream-processing DL accelerator to deploy some of the most relevant layers of LeNet5. The experimental results were gathered in four different FPGA-based platforms, demonstrating the flexibility of the proposed approach.
2024
979-8-3503-6555-9
File in questo prodotto:
File Dimensione Formato  
An_Integrated_Environment_for_the_Reliability_Assessment_of_CNNs_Accelerators_Implemented_in_FPGAs.pdf

non disponibili

Tipologia: 2a Post-print versione editoriale / Version of Record
Licenza: Non Pubblico - Accesso privato/ristretto
Dimensione 840.59 kB
Formato Adobe PDF
840.59 kB Adobe PDF   Visualizza/Apri   Richiedi una copia
Pubblicazioni consigliate

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11583/2989147