In this study, we introduce a new runtime fault detection technique for systolic array accelerators oriented to neural network applications. The method exploits the functional path of the systolic array to compute and process checksum values during the execution of the current application instructions flow and integrates self-testing capabilities within the systolic array Instruction Set Architecture. The proposed technique does not require additional hardware self-testing modules, and the test pattern penalty is limited to 3 clock cycles independent of the size of the systolic array. Experimental analysis performed with fault injection campaigns demonstrates full fault detection capabilities of stuck-at faults with an average computing overhead 4 times lower than state-of-the-art solutions. Additionally, our approach exhibits diminished hardware overhead in contrast to conventional techniques.

RunSAFER: A Novel Runtime Fault Detection Approach for Systolic Array Accelerators / Vacca, Eleonora; Ajmone, Giorgio; Sterpone, Luca. - ELETTRONICO. - (2023), pp. 596-604. (Intervento presentato al convegno The 41st IEEE International Conference on Computer Design tenutosi a Washington DC (USA) nel 6-8 November 2023) [10.1109/ICCD58817.2023.00095].

RunSAFER: A Novel Runtime Fault Detection Approach for Systolic Array Accelerators

Vacca, Eleonora;Ajmone, Giorgio;Sterpone, Luca
2023

Abstract

In this study, we introduce a new runtime fault detection technique for systolic array accelerators oriented to neural network applications. The method exploits the functional path of the systolic array to compute and process checksum values during the execution of the current application instructions flow and integrates self-testing capabilities within the systolic array Instruction Set Architecture. The proposed technique does not require additional hardware self-testing modules, and the test pattern penalty is limited to 3 clock cycles independent of the size of the systolic array. Experimental analysis performed with fault injection campaigns demonstrates full fault detection capabilities of stuck-at faults with an average computing overhead 4 times lower than state-of-the-art solutions. Additionally, our approach exhibits diminished hardware overhead in contrast to conventional techniques.
2023
979-8-3503-4291-8
File in questo prodotto:
File Dimensione Formato  
ICCD23.pdf

accesso aperto

Descrizione: Camera ready
Tipologia: 2. Post-print / Author's Accepted Manuscript
Licenza: PUBBLICO - Tutti i diritti riservati
Dimensione 448.55 kB
Formato Adobe PDF
448.55 kB Adobe PDF Visualizza/Apri
RunSAFER_A_Novel_Runtime_Fault_Detection_Approach_for_Systolic_Array_Accelerators.pdf

non disponibili

Tipologia: 2a Post-print versione editoriale / Version of Record
Licenza: Non Pubblico - Accesso privato/ristretto
Dimensione 937.35 kB
Formato Adobe PDF
937.35 kB Adobe PDF   Visualizza/Apri   Richiedi una copia
Pubblicazioni consigliate

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11583/2982644