On the test of single via related defects in digital VLSI designs