A Novel Error Rate Estimation Approach for UltraScale+ SRAM-based FPGAs