Low-latency Network-on-Chip (NoC) applications have tight constraints on the clock budget to perform communication among nodes. This is a critical aspect in NoC-based designs where the number of clock cycles spent for communication depends mainly on the topology and on the routing algorithm. This work deals with logarithmic diameter topologies, that were proposed for computer networks, and shows that an optimal shortest-path routing algorithm can be efficiently implemented on this kind of topologies by means of a very simple circuit. The proposed circuit is then exploited to reduce the area and the power consumption of a recently proposed NoC-based design. Experimental results show that the proposed circuit allows for a reduction of about 14% and 10% for area and power consumption respectively, with respect to a shortest-path routing-table-based design.

Rediscovering Logarithmic Diameter Topologies for Low Latency Network-on-Chip-based applications / Condo, Carlo; Martina, Maurizio; RUO ROCH, Massimo; Masera, Guido. - ELETTRONICO. - 1:(2014), pp. 418-423. ((Intervento presentato al convegno Euromicro International Conference on Parallel, Distributed and Network-Based Processing tenutosi a Torino nel febbraio 2014 [10.1109/PDP.2014.85].

Rediscovering Logarithmic Diameter Topologies for Low Latency Network-on-Chip-based applications

CONDO, CARLO;MARTINA, MAURIZIO;RUO ROCH, Massimo;MASERA, Guido
2014

Abstract

Low-latency Network-on-Chip (NoC) applications have tight constraints on the clock budget to perform communication among nodes. This is a critical aspect in NoC-based designs where the number of clock cycles spent for communication depends mainly on the topology and on the routing algorithm. This work deals with logarithmic diameter topologies, that were proposed for computer networks, and shows that an optimal shortest-path routing algorithm can be efficiently implemented on this kind of topologies by means of a very simple circuit. The proposed circuit is then exploited to reduce the area and the power consumption of a recently proposed NoC-based design. Experimental results show that the proposed circuit allows for a reduction of about 14% and 10% for area and power consumption respectively, with respect to a shortest-path routing-table-based design.
File in questo prodotto:
File Dimensione Formato  
bare_conf.pdf

accesso aperto

Tipologia: 2. Post-print / Author's Accepted Manuscript
Licenza: PUBBLICO - Tutti i diritti riservati
Dimensione 343.52 kB
Formato Adobe PDF
343.52 kB Adobe PDF Visualizza/Apri
06787308.pdf

non disponibili

Tipologia: 2. Post-print / Author's Accepted Manuscript
Licenza: Non Pubblico - Accesso privato/ristretto
Dimensione 336.51 kB
Formato Adobe PDF
336.51 kB Adobe PDF   Visualizza/Apri   Richiedi una copia
Pubblicazioni consigliate

Caricamento pubblicazioni consigliate

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: http://hdl.handle.net/11583/2542496
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo