Thanks to their flexibility, FPGAs are nowadays widely used to implement digital systems' prototypes and, more frequently, their final releases. Reconfiguration traditionally required an external controller to upload contents in the FPGA. Dynamic Partial Reconfiguration (DPR) opens new horizons in FPGAs' applications, providing many new utilization paradigms, as it enables an FPGA to reconfigure itself: no external controller is required since it can be included in the FPGA. However, DPR also introduces reliability issues related to errors in the partial reconfiguration bitstreams. FPGA manufacturers currently provide solutions that are not efficient. In this paper new DfD (Design for Dependability) techniques are proposed. Exploiting information density of configuration data, they improve the performance while providing the same reliability characteristics as the previous ones.

Dependable Dynamic Partial Reconfiguration with minimal area & time overheads on Xilinx FPGAS / DI CARLO, Stefano; Gambardella, Giulio; Indaco, Marco; Prinetto, Paolo Ernesto; Rolfo, Daniele; Trotta, Pascal. - STAMPA. - (2013), pp. 1-4. (Intervento presentato al convegno 23rd International Conference on Field programmable Logic and Applications (FPL) tenutosi a Porto, PT nel 2-4 Sept., 2013) [10.1109/FPL.2013.6645549].

Dependable Dynamic Partial Reconfiguration with minimal area & time overheads on Xilinx FPGAS

DI CARLO, STEFANO;GAMBARDELLA, GIULIO;INDACO, MARCO;PRINETTO, Paolo Ernesto;ROLFO, DANIELE;TROTTA, PASCAL
2013

Abstract

Thanks to their flexibility, FPGAs are nowadays widely used to implement digital systems' prototypes and, more frequently, their final releases. Reconfiguration traditionally required an external controller to upload contents in the FPGA. Dynamic Partial Reconfiguration (DPR) opens new horizons in FPGAs' applications, providing many new utilization paradigms, as it enables an FPGA to reconfigure itself: no external controller is required since it can be included in the FPGA. However, DPR also introduces reliability issues related to errors in the partial reconfiguration bitstreams. FPGA manufacturers currently provide solutions that are not efficient. In this paper new DfD (Design for Dependability) techniques are proposed. Exploiting information density of configuration data, they improve the performance while providing the same reliability characteristics as the previous ones.
2013
9781479900046
File in questo prodotto:
File Dimensione Formato  
2013-FPL-DPR-AuthorVersion.pdf

accesso aperto

Descrizione: Author Version
Tipologia: 2. Post-print / Author's Accepted Manuscript
Licenza: PUBBLICO - Tutti i diritti riservati
Dimensione 213.99 kB
Formato Adobe PDF
213.99 kB Adobe PDF Visualizza/Apri
Pubblicazioni consigliate

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11583/2519043
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo