A hardware accelerated framework for the generation of design validation programs for SMT processors