A programmable BIST architecture for clusters of Multiple-Port SRAMs