An effective distributed BIST architecture for RAMs