On Test Program Generation for Peripheral Components in a SoC Resorting to High-Level Metrics