An integrated approach for increasing the soft-error detection capabilities in SoCs processors