In this paper we present a microprocessor-based approach suitable for embedded flash memory testing in a System-on-a-chip (SoC) environment. The main novelty of the approach is the high flexibility, which guarantees easy exploitation of the same architecture to different memory cores. The proposed approach is compatible with the P1500 standard. A case study has been developed and demonstrates the advantages of the proposed core test strategy in terms of area overhead and test application time.
A P1500-compatible programmable BIST approach for the test of embedded flash memories / Bernardi, Paolo; Rebaudengo, Maurizio; SONZA REORDA, Matteo; Violante, Massimo. - (2003), pp. 720-725. ((Intervento presentato al convegno Design, Automation and Test in Europe tenutosi a Munich (DEU) nel 7 March 2003 [10.1109/DATE.2003.1253692].
A P1500-compatible programmable BIST approach for the test of embedded flash memories
BERNARDI, PAOLO;REBAUDENGO, Maurizio;SONZA REORDA, Matteo;VIOLANTE, MASSIMO
2003
Abstract
In this paper we present a microprocessor-based approach suitable for embedded flash memory testing in a System-on-a-chip (SoC) environment. The main novelty of the approach is the high flexibility, which guarantees easy exploitation of the same architecture to different memory cores. The proposed approach is compatible with the P1500 standard. A case study has been developed and demonstrates the advantages of the proposed core test strategy in terms of area overhead and test application time.Pubblicazioni consigliate
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
https://hdl.handle.net/11583/1418985
Attenzione
Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo