Archivio Istituzionale della RicercaBAROCCI, MICHELANGELO
BAROCCI, MICHELANGELO
Dipartimento di Automatica e Informatica
037860
Mostra
records
Risultati 1 - 4 di 4 (tempo di esecuzione: 0.007 secondi).
Heterogeneous SoC integrating an open-source recurrent SNN accelerator for neuromorphic edge computing on FPGA
2026 Barocci, Michelangelo; Fra, Vittorio; Macii, Enrico; Urgese, Gianvito
The inNuCE Research Infrastructure and the Neuromorphic MLOps for AIoT prototyping
2026 Urgese, Gianvito; Fra, Vittorio; Pignata, Andrea; Fanuli, Giuseppe; Gomez, Walter Gallego; Pignari, Riccardo; Barocci, Michelangelo; Leto, Benedetto; Tilocca, Salvatore; Cassetta, Nicola; Montuschi, Paolo; Macii, Enrico
Hybrid digital-neuromorphic architecture integration for low-power applications
2023 Barocci, Michelangelo
Review of open neuromorphic architectures and a first integration in the RISC-V PULP platform
2023 Barocci, Michelangelo; Fra, Vittorio; Macii, Enrico; Urgese, Gianvito
| Citazione | Data di pubblicazione | Autori | File |
|---|---|---|---|
| Heterogeneous SoC integrating an open-source recurrent SNN accelerator for neuromorphic edge computing on FPGA / Barocci, M., Fra, V., Macii, E., Urgese, G.. - ELETTRONICO. - 2560:(2026), pp. 128-143. (ECML PKDD 2024 - "Deep Learning meets Neuromorphic Hardware" workshop Vilnius (Lituania) 09/09/2024 - 14/09/2024) [10.1007/978-3-032-25311-8_10]. | 1-gen-2026 | Barocci, MichelangeloFra, VittorioMacii, EnricoUrgese, Gianvito | ECML-PKDD_2024_Heterogeneous_SoC.pdf; Barocci_SubmittedVersion_ECML24_NMHW.pdf; Barocci_Heterogeneous_2026.pdf |
| The inNuCE Research Infrastructure and the Neuromorphic MLOps for AIoT prototyping / Urgese, G., Fra, V., Pignata, A., Fanuli, G., Gomez, W.G., Pignari, R., Barocci, M., Leto, B., Tilocca, S., Cassetta, N., Montuschi, P., Macii, E.. - In: IEEE INTERNET OF THINGS JOURNAL. - ISSN 2327-4662. - 13:9(2026), pp. 19286-19299. [10.1109/jiot.2026.3663902] | 1-gen-2026 | Urgese, GianvitoFra, VittorioPignata, AndreaFanuli, GiuseppeGomez, Walter GallegoPignari, RiccardoBarocci, MichelangeloLeto, BenedettoTilocca, SalvatoreCassetta, NicolaMontuschi, PaoloMacii, Enrico | The_inNuCE_Research_Infrastructure_and_the_Neuromorphic_MLOps_for_AIoT_Prototyping.pdf |
| Hybrid digital-neuromorphic architecture integration for low-power applications / Barocci, M.. - ELETTRONICO. - (2023). (Forum on specification & Design Languages Torino September 13-15, 2023). | 1-gen-2023 | Barocci, Michelangelo | Hybrid digital-neuromorphic architecture integration for low-power applications.pdf; Barocci_posterFDL23.pdf |
| Review of open neuromorphic architectures and a first integration in the RISC-V PULP platform / Barocci, M., Fra, V., Macii, E., Urgese, G.. - ELETTRONICO. - (2023), pp. 470-477. (16th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC-2023) Singapore December 18-21, 2023) [10.1109/MCSoC60832.2023.00076]. | 1-gen-2023 | Barocci, MichelangeloFra, VittorioMacii, EnricoUrgese, Gianvito | Review of open neuromorphic architectures and a first integration in the RISC-V PULP platform.pdf; Review_of_open_neuromorphic_architectures_and_a_first_integration_in_the_RISC-V_PULP_platform.pdf |