Electronics play a significant role in modern society in various areas of our daily lives. Companies producing embedded nano-electronic systems have responded to the ever-increasing demand for high-performance chips with the development and production of structurally complex design, both in terms of the number of gates they are composed of and how they are arranged on the silicon surface. Especially devices intended for safety-critical fields, such as the Automotive field, require a thorough and precise testing process before they are fielded. This paper proposes a correlation analysis between candidate faulty logical gates as possible sources of a given failure identified during the Manufacturing Test Flow and their layout characteristics on the silicon. It is meaningful feedback for manufacturers about the quality of their applied tests. The experimental results are reported for data regarding a production lot of an Automotive System-on-Chip belonging to the SPC58 family produced by STMicroelectronics.
About the correlation between logical identified faulty gates and their layout characteristics / Bernardi, Paolo; Cardone, Lorenzo; Iaria, Giusy; Appello, Davide; Garozzo, Giuseppe; Tancorre, Vincenzo. - (2023). (Intervento presentato al convegno IEEE International Symposium on On-Line Testing and Robust System Design tenutosi a 03-05 July 2023 nel Crete, Greece) [10.1109/IOLTS59296.2023.10224897].
About the correlation between logical identified faulty gates and their layout characteristics
Bernardi, Paolo;Cardone, Lorenzo;Iaria, Giusy;
2023
Abstract
Electronics play a significant role in modern society in various areas of our daily lives. Companies producing embedded nano-electronic systems have responded to the ever-increasing demand for high-performance chips with the development and production of structurally complex design, both in terms of the number of gates they are composed of and how they are arranged on the silicon surface. Especially devices intended for safety-critical fields, such as the Automotive field, require a thorough and precise testing process before they are fielded. This paper proposes a correlation analysis between candidate faulty logical gates as possible sources of a given failure identified during the Manufacturing Test Flow and their layout characteristics on the silicon. It is meaningful feedback for manufacturers about the quality of their applied tests. The experimental results are reported for data regarding a production lot of an Automotive System-on-Chip belonging to the SPC58 family produced by STMicroelectronics.File | Dimensione | Formato | |
---|---|---|---|
IOLTS_2023_FaultsLayoutAnalysis (4).pdf
accesso aperto
Tipologia:
2. Post-print / Author's Accepted Manuscript
Licenza:
PUBBLICO - Tutti i diritti riservati
Dimensione
2.6 MB
Formato
Adobe PDF
|
2.6 MB | Adobe PDF | Visualizza/Apri |
About_the_Correlation_between_Logical_Identified_Faulty_Gates_and_their_Layout_Characteristics.pdf
non disponibili
Tipologia:
2a Post-print versione editoriale / Version of Record
Licenza:
Non Pubblico - Accesso privato/ristretto
Dimensione
3.07 MB
Formato
Adobe PDF
|
3.07 MB | Adobe PDF | Visualizza/Apri Richiedi una copia |
Pubblicazioni consigliate
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
https://hdl.handle.net/11583/2979776