Testing single via related defectsin digital VLSI designs