High-Level Annotation of Routing Congestion for Xilinx Vivado HLS Designs