PORTO @ 
Archivio Istituzionale della Ricerca
IRIS è la soluzione IT che facilita la raccolta e la gestione dei dati relativi alle attività e ai prodotti della ricerca. Fornisce a ricercatori, amministratori e valutatori gli strumenti per monitorare i risultati della ricerca, aumentarne la visibilità e allocare in modo efficace le risorse disponibili.
EnglishThis paper presents a dedicated hardware implementation of the LEDAcrypt cryptosystem, which uses Quasi-Cyclic Low-Density Parity-Check codes and the Q decoder for the decryption function. The designed architecture is synthesized for both FPGA and ASIC technologies, featuring an intrinsic scalability over a wide range of parallelism degrees, which makes it possible to target multiple application scenarios, with different trade-offs between decryption latency and implementation complexity. The proposed system achieves a large speed-up over both software execution and a previous hardware implementation, with a the decryption latency as low as 3.16 ms for the FPGA version, and 1.2 ms when synthesized for a 65 nm CMOS technology.
A Hardware Implementation for Code-based Post-quantum Asymmetric Cryptography / Koleci, Kristjane; Baldi, Marco; Martina, Maurizio; Masera, Guido. - ELETTRONICO. - Vol-2597(2020), pp. 141-153. ((Intervento presentato al convegno ITASEC20 - Italian Conference on Cybersecurity tenutosi a Ancona (IT) nel February 4th-7th, 2020.
| Titolo: | A Hardware Implementation for Code-based Post-quantum Asymmetric Cryptography |
| Autori: | |
| Data di pubblicazione: | 2020 |
| Abstract: | This paper presents a dedicated hardware implementation of the LEDAcrypt cryptosystem, which use...s Quasi-Cyclic Low-Density Parity-Check codes and the Q decoder for the decryption function. The designed architecture is synthesized for both FPGA and ASIC technologies, featuring an intrinsic scalability over a wide range of parallelism degrees, which makes it possible to target multiple application scenarios, with different trade-offs between decryption latency and implementation complexity. The proposed system achieves a large speed-up over both software execution and a previous hardware implementation, with a the decryption latency as low as 3.16 ms for the FPGA version, and 1.2 ms when synthesized for a 65 nm CMOS technology. |
| Appare nelle tipologie: | 4.1 Contributo in Atti di convegno |
File in questo prodotto:
| File | Descrizione | Tipologia | Licenza | |
|---|---|---|---|---|
| paper-13.pdf | Contributo | 2a Post-print versione editoriale / Version of Record |  | Visibile a tuttiVisualizza/Apri |
http://hdl.handle.net/11583/2846015
Copyright © 2020