Analyzing the impact of software execution on the reliability of a complex digital system is an increasing challenging task. Current approaches mainly rely on time consuming fault injections experiments that prevent their usage in the early stage of the design process, when fast estimations are required in order to take design decisions. To cope with these limitations, this paper proposes a statistical reliability analysis model based on Bayesian Networks. The proposed approach is able to estimate system reliability considering both the hardware and the software layer of a system, in presence of hardware transient and permanent faults. In fact, when digital system reliability is under analysis, hardware resources of the processor and instructions of program traces are employed to build a Bayesian Network. Finally, the probability of input errors to alter both the correct behavior of the system and the output of the program is computed. According to experimental results presented in this paper, it can be stated that Bayesian Network model is able to provide accurate reliability estimations in a very short period of time. As a consequence it can be a valid alternative to fault injection, especially in the early stage of the design.

Bayesian network early reliability evaluation analysis for both permanent and transient faults / Vallero, Alessandro; Savino, Alessandro; Tselonis, S.; Foutris, N.; Kaliorakis, M.; Politano, GIANFRANCO MICHELE MARIA; Gizopoulos, D.; DI CARLO, Stefano. - STAMPA. - (2015), pp. 7-12. ((Intervento presentato al convegno IEEE 21st International On-Line Testing Symposium (IOLTS) tenutosi a Halkidiki, GR nel 6-8 July 2015 [10.1109/IOLTS.2015.7229819].

Bayesian network early reliability evaluation analysis for both permanent and transient faults

VALLERO, ALESSANDRO;SAVINO, ALESSANDRO;POLITANO, GIANFRANCO MICHELE MARIA;DI CARLO, STEFANO
2015

Abstract

Analyzing the impact of software execution on the reliability of a complex digital system is an increasing challenging task. Current approaches mainly rely on time consuming fault injections experiments that prevent their usage in the early stage of the design process, when fast estimations are required in order to take design decisions. To cope with these limitations, this paper proposes a statistical reliability analysis model based on Bayesian Networks. The proposed approach is able to estimate system reliability considering both the hardware and the software layer of a system, in presence of hardware transient and permanent faults. In fact, when digital system reliability is under analysis, hardware resources of the processor and instructions of program traces are employed to build a Bayesian Network. Finally, the probability of input errors to alter both the correct behavior of the system and the output of the program is computed. According to experimental results presented in this paper, it can be stated that Bayesian Network model is able to provide accurate reliability estimations in a very short period of time. As a consequence it can be a valid alternative to fault injection, especially in the early stage of the design.
978-1-4673-7905-2
File in questo prodotto:
File Dimensione Formato  
IOLTS.2015.BayesianNet.pdf

accesso aperto

Descrizione: Full paper
Tipologia: 2. Post-print / Author's Accepted Manuscript
Licenza: PUBBLICO - Tutti i diritti riservati
Dimensione 241.13 kB
Formato Adobe PDF
241.13 kB Adobe PDF Visualizza/Apri
Pubblicazioni consigliate

Caricamento pubblicazioni consigliate

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11583/2622326
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo