Archivio Istituzionale della RicercaNetwork-on-Chip is gaining interest in these years thanks to its regular and scalable design. Several topologies have been proposed, and there is the need of a general framework for their test, validation and comparison. In this article a framework based on the OpenSPARC T2 processor is presented, where the NoC is used to replace the Cache Crossbar. With the introduction of protocol translators, it is possible to accomodate any NoC inside the T2. Processor regression tests can be used to validate the design and evaluate timing performance.
A Framework for Network-On-Chip Comparison Based on OpenSPARC T2 Processor / Causapruno, Giovanni; A., Audero; S., Tota; Graziano, Mariagrazia; RUO ROCH, Massimo. - STAMPA. - 351:(2016), pp. 99-105. (Intervento presentato al convegno Applications in Electronics Pervading Industry, Environment and Society tenutosi a Roma nel May 2014) [10.1007/978-3-319-20227-3_13].
A Framework for Network-On-Chip Comparison Based on OpenSPARC T2 Processor
CAUSAPRUNO, GIOVANNI;GRAZIANO, MARIAGRAZIA;RUO ROCH, Massimo
2016
Abstract
Network-on-Chip is gaining interest in these years thanks to its regular and scalable design. Several topologies have been proposed, and there is the need of a general framework for their test, validation and comparison. In this article a framework based on the OpenSPARC T2 processor is presented, where the NoC is used to replace the Cache Crossbar. With the introduction of protocol translators, it is possible to accomodate any NoC inside the T2. Processor regression tests can be used to validate the design and evaluate timing performance.
Pubblicazioni consigliate
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
https://hdl.handle.net/11583/2588524
Attenzione
Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo