A Parallel Radix-Sort-Based VLSI Architecture for Finding the First W Maximum/Minimum Values