Delay model for reconfigurable logic gates based on graphene PN-junctions