PORTO @ 
Archivio Istituzionale della Ricerca
IRIS è la soluzione IT che facilita la raccolta e la gestione dei dati relativi alle attività e ai prodotti della ricerca. Fornisce a ricercatori, amministratori e valutatori gli strumenti per monitorare i risultati della ricerca, aumentarne la visibilità e allocare in modo efficace le risorse disponibili.
EnglishThe model presented is a charge-based model that assures the continuity of the current and the analytical derivability of charges to obtain the parasitic capacitances. It has been conceived to support the multiple independent gates, typical of nano-array structures, where each gate controls the charge in the channel. Charge conservation implies constant current in the different section of the multiple gate nanowire FET, making possible the development of a compact model for an arbitrary number of gates. The model has been used to describe different structures (i.e. number of gates, dimension of the single transistor and ranges of applied voltages) under static conditions and the results have been verified on Silvaco TCAD simulations. The modeling approach and the attained results for some cases of study will be presented and discussed.
Compact Model for Multiple Independent Gates Ambipolar Devices / Piccinini G.; Graziano M.; Frache S.. - ELETTRONICO. - (2013). ((Intervento presentato al convegno Functionality-Enhanced Devices Workshop tenutosi a Lausanne, Svizerland nel 25 March.
| Titolo: | Compact Model for Multiple Independent Gates Ambipolar Devices | |
| Autori: | ||
| Data di pubblicazione: | 2013 | |
| Abstract: | The model presented is a charge-based model that assures the continuity of the current and the an...alytical derivability of charges to obtain the parasitic capacitances. It has been conceived to support the multiple independent gates, typical of nano-array structures, where each gate controls the charge in the channel. Charge conservation implies constant current in the different section of the multiple gate nanowire FET, making possible the development of a compact model for an arbitrary number of gates. The model has been used to describe different structures (i.e. number of gates, dimension of the single transistor and ranges of applied voltages) under static conditions and the results have been verified on Silvaco TCAD simulations. The modeling approach and the attained results for some cases of study will be presented and discussed. | |
| Appare nelle tipologie: | 4.1 Contributo in Atti di convegno |
File in questo prodotto:
| File | Descrizione | Tipologia | Licenza | |
|---|---|---|---|---|
| poster_FED2013.pdf | 1. Preprint / submitted version [pre- review] | PUBBLICO - Tutti i diritti riservati | Visibile a tuttiVisualizza/Apri |
http://hdl.handle.net/11583/2511688
Copyright © 2022