Efficient Verification of Sequential Circuits on a Parallel System